10.57647/spre.2025.0904.19

A Squarer Circuit's Topological Innovations for Signal Processing Transcendence

PDF
  • Ahmed Hussen Mohammed*1,
  1. Department of Electrical Engineering, Shirqat College of Engineer, Tikrit University, Tikrit, Iraq

Received: 2025-08-03

Revised: 2025-09-09

Accepted: 2025-09-27

Published in Issue 2025-12-31

Copyright (c) 2025 Ahmed Hussen Mohammed (Author)

Creative Commons License

This work is licensed under a Creative Commons Attribution 4.0 International License.

How to Cite

Hussen Mohammed, A. (2025). A Squarer Circuit’s Topological Innovations for Signal Processing Transcendence. Signal Processing and Renewable Energy (SPRE), 9(4). https://doi.org/10.57647/spre.2025.0904.19
Crossref
Scopus
Google Scholar
Europe PMC

PDF views: 80

Abstract

In this study, we embark on an exploration of the versatile applications of a CMOS squaring circuit, unveiling its potential as an invaluable asset in the realm of analog signal processing. The reconfigurable nature of this circuit bestows upon it a remarkable malleability, rendering it a fundamental analog cell, a veritable canvas upon which a myriad of building blocks can be meticulously crafted. These building blocks encompass a diverse array of functionalities, including multipliers, logarithmic modules, dividers, and exponential function generators, each a vital component in the symphony of analog signal manipulation.  Moreover, this innovative circuit presents an ingenious solution for the implementation of analog logarithmic and exponential functions, characteristics that have long eluded seamless integration into CMOS technology. The proposed circuits have been meticulously simulated using the industry-standard HSPICE, with the BSIM3v3 model tailored for a 0.35μm MOS process. Furthermore, the resulting simulations have been validated through rigorous analysis and cross-referencing with MATLAB-derived data, ensuring the utmost accuracy and reliability of our findings.

Keywords

  • Mathematical function,
  • Current-mode,
  • Fundamental cell,
  • Signal processing applications
PDF

References

  1. Yang, Z., Wang, Z., & Zhang, X. (2023). A general steganographic framework for neural network models. Information Sciences, 643, 119250. https://doi.org/10.1016/j.ins.2023.119250
  2. Vohra, S. K., Thomas, S. A., Sakare, M., & Das, D. M. (2024). Circuit implementation of on-chip trainable spiking neural network using CMOS based memristive STDP synapses and LIF neurons. Integration, 95, 102122. https://doi.org/10.1016/j.vlsi.2023.102122
  3. Jooq, M. K. Q., Behbahani, F., Al-Shidaifat, A., Khan, S. R., & Song, H. (2023). A high-performance and ultra-efficient fully programmable fuzzy membership function generator using FinFET technology for image enhancement. AEU-International Journal of Electronics and Communications, 163, 154598. https://doi.org/10.1016/j.aeue.2023.154598
  4. Naderi, A., Khoei, A., Hadidi, K., & Ghasemzadeh, H. (2009). A new high speed and low power four-quadrant CMOS analog multiplier in current mode. AEU-International Journal of Electronics and Communications, 63(9), 769-775. https://doi.org/10.1016/j.aeue.2008.06.002
  5. Sajjadi‐Kia, H. (2011). An analog cell and its applications in analog signal processing. International Journal of circuit theory and applications, 39(2), 195-201. https://doi.org/10.1002/cta.628
  6. Saatlo, A. N., & Ozoguz, S. (2012, June). CMOS design of a multi-input analog multiplier. In PRIME 2012; 8th Conference on Ph. D. Research in Microelectronics & Electronics (pp. 1-4). VDE.
  7. Nivedha, S., & Bhaskar, M. (2024). Dual-tuned high-swing variable-gain amplifier with enhanced dB-linear control. AEU-International Journal of Electronics and Communications, 175, 155079. https://doi.org/10.1016/j.aeue.2023.155079
  8. Tanno, K., Ishizuka, O., & Tang, Z. (2000). Four-quadrant CMOS current-mode multiplier independent of device parameters. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 47(5), 473-477. 10.1109/82.842116
  9. Aghaei, T., & Saatlo, A. N. (2019). A new strategy to design low power translinear based CMOS analog multiplier. Integration, 69, 180-188. https://doi.org/10.1016/j.vlsi.2019.03.009
  10. Naderi, A., Mojarrad, H., Ghasemzadeh, H., Khoei, A., & Hadidi, K. (2009, May). Circuit implementation of programmable high-resolution rational-powered membership functions in standard CMOS technology. In IEEE EUROCON 2009 (pp. 1236-1241). IEEE. 10.1109/EURCON.2009.5167794
  11. Minaei, S., & Yüce, E. (2010). New squarer circuits and a current-mode full-wave rectifier topology suitable for integration.
  12. Saatlo, A. N. (2024). Systematic design of stable high-order delta sigma modulators using genetic algorithm. Analog Integrated Circuits and Signal Processing, 118(1), 15-24. https://doi.org/10.1007/s10470-023-02195-3
  13. Gardeshkhah, R., & Saatlo, A. N. (2023). A New Tunable Gyrator-C-Based Active Inductor Circuit for Low Power Applications. Journal of Circuits, Systems and Computers, 32(13), 2350235. https://doi.org/10.1142/S0218126623502353
  14. Gravati, M., Valle, M., Ferri, G., Guerrini, N., & Reyes, N. (2005, September). A novel current-mode very low power analog CMOS four quadrant multiplier. In Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005. (pp. 495-498). IEEE. 10.1109/ESSCIR.2005.1541668
  15. Aghaei, T., Baghtash, H. F., & Saatlo, A. N. (2022). A translinear principle based low-power high-precision RMS-to-DC converter in CMOS technology. Analog Integrated Circuits and Signal Processing, 111(1), 45-56. https://doi.org/10.1007/s10470-022-01998-0
  16. Aghaei, T., & Naderi, A. (2020). A New Highly Accurate Translinear Based CMOS Multiplier in Current Mode with Low Power Dissipation. TABRIZ JOURNAL OF ELECTRICAL ENGINEERING, 50(2), 517-529.