Phase-frequency detector in QCA nanotechnology using novel flip-flop with reset terminal
Abstract
Abstract
Today, due to the impossibility of further reducing the dimensions, electronic devices are faced with fundamental challenges in parameters such as speed, frequency, and power consumption for CMOS technology circuit. One solution is to replace CMOS technology with other technologies such as Quantum-dot Cellular Automata (QCA) technology. Extensive researches have been done for design digital circuits in QCA technology. Phase-frequency detector (PFD) is one of the main blocks in electrical and communication systems. In this paper, a structure is presented for a PFD in QCA technology for the first time. In the proposed structure, a D flip-flop (D-FF) with reset ability based on a new inverter gate is used. The new inverter gate of this D-FF compared to previous inverters, has output signal with high polarization level. Also, the proposed PFD has 199 cells, 0.22 μm
2
occupied area and two clock cycles latency that is smaller compared with PFD which is designed with the conventional inverter.
References
- Lent (1993) Quantum cellular automata 4(1) https://doi.org/10.1088/0957-4484/4/1/004
- Seminario (2004) A molecular device operating at terahertz frequencies: theoretical simulations 3(1) (pp. 215-218) https://doi.org/10.1109/TNANO.2004.824012
- DeHon and Wilson (2004) ACM https://doi.org/10.1145/968280.968299
- Timler and Lent (2002) Power gain and dissipation in quantum-dot cellular automata 91(2) (pp. 823-831) https://doi.org/10.1063/1.1421217
- Razavi (2017) McGraw-Hill
- Rahimpour (2014) All digital fast lock DLL-based frequency multiplier 78(3) (pp. 819-826) https://doi.org/10.1007/s10470-013-0205-9
- Gholami and Ardeshir (2014) Jitter of delay-locked loops due to PFD 22(10) (pp. 2176-2180) https://doi.org/10.1109/TVLSI.2013.2284501
- Zahmatkesh (2019) Robust coplanar full adder based on novel inverter in quantum cellular automata 58(2) (pp. 639-655) https://doi.org/10.1007/s10773-018-3961-6
- Walus (2004) QCADesigner: a rapid design and simulation tool for quantum-dot cellular automata 3(1) (pp. 26-31) https://doi.org/10.1109/TNANO.2003.820815
- Snider (2001) IEEE https://doi.org/10.1557/PROC-696-N7.6
- Xiao et al. (2012) Design of dual-edge triggered flip-flops based on quantum-dot cellular automata 13(5) (pp. 385-392) https://doi.org/10.1631/jzus.C1100287
- Binaei and Gholami (2019) Design of multiplexer-based D flip-flop with set and reset ability in quantum dot cellular automata nanotechnology 58(3) (pp. 687-699) https://doi.org/10.1007/s10773-018-3967-0
- Roshan and Gholami (2018) Novel D latches and D flip-flops with set and reset ability in QCA nanotechnology using minimum cells and area 57(10) (pp. 3223-3241) https://doi.org/10.1007/s10773-018-3840-1
- Zoka and Gholami (2017) Two novel D-flip flops with level triggered reset in quantum dot cellular automata technology 31(3) (pp. 415-421)
- Tougaw and Lent (1994) Logical devices implemented using quantum cellular automata 75(3) (pp. 1818-1825) https://doi.org/10.1063/1.356375
- Gin et al. (1999) An alternative geometry for quantum-dot cellular automata 85(12) (pp. 8281-8286) https://doi.org/10.1063/1.370670
- Amirzadeh and Gholami (2019) Counters designs with minimum number of cells and area in the quantum-dot cellular automata technology (pp. 1-18) https://doi.org/10.1007/s10773-019-04070-2
- Gholami (2017) Phase detector with minimal blind zone and reset time for GSamples/s DLLs 36(9) (pp. 3549-3563) https://doi.org/10.1007/s00034-016-0485-2
- Sofimowloodi et al. (2019) Low-power high-frequency phase frequency detector for minimal blind-zone phase-locked loops 38(2) (pp. 498-511) https://doi.org/10.1007/s00034-018-0887-4
- Abutaleb (2017) Robust and efficient quantum-dot cellular automata synchronous counters (pp. 6-14) https://doi.org/10.1016/j.mejo.2016.12.013
- Srivastava (2011) IEEE https://doi.org/10.1109/ISCAS.2011.5938081
10.1007/s40089-020-00300-2