Farmani A, Balazadeh Bahar H. Hardware Implementation of 128-Bit AES Image Encryption with Low Power Techniques on FPGA to VHDL. Majlesi J. Electr. Eng. 2024 Feb. 25;6(4). Available from: https://oiccpress.com/mjee/article/view/5218