Rahnamaei A, Kiani Sarkaleh A. High Performance Low Latency 16×16 bit Booth Multiplier using Novel 4-2 Compressor Structure. Majlesi J. Electr. Eng. 2024 Feb. 15;14(2). Available from: https://oiccpress.com/mjee/article/view/4862