A. Farmani and H. Balazadeh Bahar, “Hardware Implementation of 128-Bit AES Image Encryption with Low Power Techniques on FPGA to VHDL”, Majlesi J. Electr. Eng., vol. 6, no. 4, Feb. 2024, Accessed: Apr. 27, 2026. [Online]. Available: https://oiccpress.com/mjee/article/view/5218