[1]
M. Vatankhah and S. M. Hosseini, “PSO Based Voltage Profile Improvement & Line Loss Reduction by Optimizing Size and Location of DGs”, Majlesi J. Electr. Eng., vol. 6, no. 2, Feb. 2024, Accessed: May 23, 2026. [Online]. Available: https://oiccpress.com/mjee/article/view/5205