A. Rahnamaei and A. Kiani Sarkaleh, “High Performance Low Latency 16×16 bit Booth Multiplier using Novel 4-2 Compressor Structure”, Majlesi J. Electr. Eng., vol. 14, no. 2, Feb. 2024, Accessed: May 23, 2026. [Online]. Available: https://oiccpress.com/mjee/article/view/4862