[1]
A. Rahnamaei, G. Zare Fatin, and A. Eskandarian, “Analysis and Design of High Speed 4-2 Compressor in CMOS Technology for High Speed Multipliers”, Majlesi J. Electr. Eng., vol. 12, no. 4, Feb. 2024, Accessed: May 12, 2026. [Online]. Available: https://oiccpress.com/mjee/article/view/4847