Rahnamaei, A. and Kiani Sarkaleh, A. (2024) “High Performance Low Latency 16×16 bit Booth Multiplier using Novel 4-2 Compressor Structure”, Majlesi Journal of Electrical Engineering, 14(2). Available at: https://oiccpress.com/mjee/article/view/4862 (Accessed: 23 May 2026).