Rahnamaei A, Kiani Sarkaleh A. High Performance Low Latency 16×16 bit Booth Multiplier using Novel 4-2 Compressor Structure. Majlesi J. Electr. Eng. 2024;14(2). Accessed May 23, 2026. https://oiccpress.com/mjee/article/view/4862