Asadpour, A. et al. 2024. A Hybrid Forward/Reverse Converter in Reversible Logic to Reduce Hardware Complexity of Residual Number System. Majlesi Journal of Electrical Engineering. 18, 2 (May 2024). DOI:https://doi.org/10.57647/j.mjee.2024.1802.29.