10.57647/j.mjee.2024.1802.36

DC Link Voltage Balancing for Enhanced Performance in Multilevel Inverter-based Distribution Static Synchronous Compensator

HTML PDF
  • Kalagotla Chenchireddy*1,
  • Mulla Gouse Basha1,
  • Vislavath Kumar2,
  • Shabbier Ahmed Sydu3,
  1. Department of Electrical and Electronics Engineering, Geethanjali College of Engineering and Technology, Cheeryal Village, Keesara Mandal, Hyderabad, Telangan, India
  2. Department of Electrical and Electronics Engineering, Teegala Krishna Reddy Engineering College, Hyderabad, India
  3. The Electrical and Electronics Section, Department of Engineering, University of Technology and Applied Sciences Al-musannah, Oman
Cover Image

Published in Issue 2024-06-03

Creative Commons License

This work is licensed under a Creative Commons Attribution 4.0 International License.

How to Cite

Chenchireddy, K., Gouse Basha, M., Kumar, V., & Sydu, S. A. (2024). DC Link Voltage Balancing for Enhanced Performance in Multilevel Inverter-based Distribution Static Synchronous Compensator. Majlesi Journal of Electrical Engineering, 18(2). https://doi.org/10.57647/j.mjee.2024.1802.36
Crossref
Scopus
Google Scholar
Europe PMC

HTML views: 7

PDF views: 320

Abstract

This article describes the use of a sliding mode controller (SMC) in conjunction with an integral (PI) controller for a MLI based DSTATCOM to balance dc side voltage, control a cascaded H-bridge inverter, and compensate for power quality issues related to current harmonics. Several benefits come with using SMC for DSTATCOMDC link voltage regulation, including a decrease in switching ripple in the DC side voltage and a steady DC side capacitor voltage under dynamic conditions. A DSTATCOM based CHBMLI supplying three phase loads is used to implement the SMC algorithm. When using the suggested dc link voltage balancing method, the DSTATCOM characteristics perform satisfactorily in terms of voltage balancing and the removal of power quality issues such current harmonics. Additionally, the DSTATCOM's improved voltage balancing (IVB) scheme is used to compare the performance of the PI controller with the SMC's improved voltage balancing method. The real-time investigation validates the performance characteristics, and the enhanced voltage balancing scheme of SMC results in better transient and steady state response.

Keywords

  • Cascaded H-Bridge multilevel inverter (CHBMLI).,
  • Distribution static synchronous compensator,
  • PI Control,
  • Power Quality,
  • Sliding mode controller (SMC)
HTML PDF

References

  1. M. Rawa, M. D. Siddique, S. Mekhilef, N. Mohamed Shah, H. Bassi, M. Seyedmahmoudian, and A. Sto- jcevski. “Dual input switched-capacitor-based single-phase hybrid boost multilevel inverter topol- ogy with reduced number of components.”. IET Power Electronics, 13(4):pp. 881–891, 2020.
  2. Y. Hinago and H. Koizumi. “A single-phase mul- tilevel inverter using switched series/parallel dc voltage sources.”. IEEE Transactions on Industrial Electronics, 57(8):pp. 2643–2650, 2009.
  3. M. D. Siddique, S. Mekhilef, N. M. Shah, and M. A. Memon. “Optimal design of a new cascaded multi- level inverter topology with reduced switch count.”. IEEE Access, 7:pp. 24498–24510, 2019.
  4. M. D. Siddique, S. Mekhilef, N. M. Shah, A. Sarwar, A. Iqbal, M. Tayyab, and M. K. Ansari. “Low switch- ing frequency based asymmetrical multilevel in- verter topology with reduced switch count.”. IEEE Access, 7:pp. 86374–86383, 2019.
  5. C. Dhanamjayulu, G. Arunkumar, B. Jaganatha Pan- dian, and S. Padmanaban. “Design and implementa- tion of a novel asymmetrical multilevel inverter op- timal hardware components.”. International Trans- actions on Electrical Energy Systems, 30(2):pp. 12201, 2020.
  6. M. Saeedian, J. Adabi, and S. M. Hosseini. “Cascaded multilevel inverter based on symmet- ric–asymmetric DC sources with reduced number of components.”. IET Power Electronics, 10(12):pp. 1468–1478, 2017.
  7. M. Jayabalan, B. Jeevarathinam, and T. Sandi- rasegarane. “Reduced switch count pulse width modulated multilevel inverter.”. IET Power Elec- tronics, 10(1):pp. 10–17, 2017.
  8. M. Farhadi Kangarlu and E. Babaei. “Cross-switched multilevel inverter: an innovative topology.”. IET Power Electronics, 6(4):pp. 642–651, 2013.
  9. A. Moharana and P. K. Dash. “Input-output lin- earization and robust sliding-mode controller for the VSC-HVDC transmission link. ”. IEEE Transac- tions on Power Delivery, 25(3):pp. 1952–1961, 2010.
  10. B. Xiao, L. Hang, J. Mei, C. Riley, L. M. Tolbert, and B. Ozpineci. “Modular cascaded H-bridge multi- level PV inverter with distributed MPPT for grid- connected applications.”. IEEE Transactions on In- dustry Applications, 51(2):pp. 1722–1731, 2014.
  11. L. Ben-Brahim, A. Gastli, M. Trabelsi, K. A. Ghazi, M. Houchati, and H. Abu-Rub. “Modular multi- level converter circulating current reduction using model predictive control.”. IEEE Transactions on Industrial Electronics, 63(6):pp. 3857–3866, 2016.
  12. A. Inoue, M. Deng, K. Matsuda, and B. Bandyopad- hyay. “Design of a robust sliding mode controller us- ing multirate output feedback.”. IEEE International Conference on Control Applications, :pp. 200–203, 2007.
  13. D. Suresh and S. P. Singh. “Type-2 fuzzy logic controlled three-level shunt active power filter for power quality improvement.”. Electric Power Com- ponents and Systems, 44(8):pp. 873–882, 2016.