

International Journal of Nano Dimension (IJND)





# Performance analysis of the novel Quad Gate Stacked nano-sheets FinFET device and its application in common source amplifier

Shaifali Ruhil<sup>1,\*</sup>, Vandana Khanna<sup>1</sup>, Umesh Dutta<sup>2</sup>, Neeraj Kumar Shukla<sup>3</sup>

<sup>1</sup>Department of Multidisciplinary Engineering, The NorthCap University, Gurgaon, India. <sup>2</sup>Department of Electronics and Communication Engineering, Manav Rachna International Institute of Research and Studies, Faridabad, India.

<sup>3</sup>Department of Electrical Engineering, King Khalid University Abha, Kingdom of Saudi Arabia.

\*Corresponding author: shaifaliruhil@ncuindia.edu

#### **Original Research** Abstract:

Revised:

Stacked Nano-sheets FinFET device has evolved as a viable alternative to FinFET in designing low Received: power circuits. The performance analysis of the novel Quad Gate Stacked Nano-sheets (QG-SNS) 7 April 2024 FinFET device and its comparison with FinFET and Stacked Nano-sheets devices have been carried out. QG-SNS FinFET device is designed on Cogenda TCAD tool at 30 nm technology 2 June 2024 node. Device simulation results indicate a steep sub-threshold slope of 26.7 mV/decade, ON Accepted: current of is  $1.0 \times 10^{-5}$  A, and OFF current of is  $9.85 \times 10^{-14}$  A. The maximum cutoff frequency of 6 June 2024 381 GHz is reported. The designed device shows higher early voltage and better device efficiency. Published online: Further, the performance-based comparative analysis of common source amplifier circuit designed 15 June 2024 with QG-SNS FinFET device is done with FinFET based amplifier. Circuit simulations have been performed utilizing the Look up table based Verilog-A model. Amplification of factor 1.93 has © The Author(s) 2024 been achieved by QG-SNS FinFET based amplifier which is 60.8% better than that achieved by FinFET based amplifier, highlighting the capability of QG-SNS FinFET device for high frequency circuits having input signals of frequency 100 MHz. Average power dissipation and leakage power are reduced by 1.12 and  $10^{-6}$  times respectively in QG-SNS FinFET based amplifier.

Keywords: Amplification; Common source amplifier; Leakage power; Nano-sheet stacking; OFF current; Quad gate FinFET

# 1. Introduction

FinFETs have been implemented in volume production because of improved Sub-threshold slope (SS), enhanced scalability, superior channel electrostatics and high performance over CMOS technology [1, 2]. Gate-all-around (GAA) Nano-sheet transistor constitutes a potential device to replace traditional FinFET below 7 nm technology node [3–5]. Recently vertically stacked GAA Nano-sheet FETs (NS-FETs) have emerged as the perfect replacement for FinFET technology because vertical stacking of sheets allows the drive current to maximize [6, 7].

In [8], P-type horizontally stacked Ge-NSFET fabrication process has been revealed primarily. In [9], the fabrication process of vertically stacked GeSn P-type GAA NSFET having 3 Nano-sheets (NSs) has been illustrated experimentally. The analog performance of NSFETs has been determined by the key attributes: gate length  $(L_g)$ , number of NSs, NS width, work function of metal gate, gate dielectric thickness and channel thickness [10-16]. An inter-bridge channel in-between the NSs of vertically stacked GAA NSFET can be a significant part in enhancing the device's drive current ability [17]. The ballistic current and the drift diffusion current are the two components of the total drain current in NSFETs [18]. Ballistic current varies with NS thickness and width. Drift diffusion current depends on the NS thickness and effective mass of charge carriers in the NS channels. To

improve the drift-diffusion current, a lower  $L_g$  is required for NSFETs. One of the other serious concerns in NSFETs is self-heating effect. To reduce the self-heating effects, it is required to select the substrate material properly. In [19], the first stacked Si NSFET with negative capacitance has been revealed. High drive current and steep SS have been offered by negative capacitance in Si NSFET. Hence, it could be outlined that NSFETs have turned up as an antidote to high density memories and integrated circuit applications of the next generation. So NSFETs are required to be explored for superior performance [20].

In [21], the RF performance of the junction-less accumulation-mode bulk FinFETs has been analyzed, considering the effect of the variations of fin shape. Various RF parameters have been calculated for distinct fin shapes to conclude the implementation of designed device in analog applications. In [22], the design and structural impact of the NS transistors have been studied for enhanced analog performance. Several techniques have been explored for better RF applications using NS transistors. In [23], FinFET performance improvement has been done by incorporating the concepts of bottom spacer, dual-material, and groundplane together. Also, the performance evaluation of the designed device has been done based on the study of analog and electrical parameters. In [24], comprehensive RF performance investigation of GAA stacked NSFET having two NSs channels has been done. Also, the device performance has been evaluated depending upon the results of gate length and NS width variations. In [25], power gating technique based hybrid TFET CMOS has been proposed. This hybrid technique is based on the utilization of minimum number of TFETs. This is done to decrease the leakage current during sleep mode and to enable a temperature variation tolerant sleep mode. In [26], GAAFET having dual metal hetero-dielectric has been proposed. This device alleviates the issue of Drain Induced Barrier Lowering (DIBL). The device performance is also analyzed, and it shows better  $I_{\rm ON}/I_{\rm OFF}$  ratio, improved transconductance and early voltage, making it suitable for RF applications.

However, developing the device design options having RF competence will aid in acquiring RF along with logic system on chip to avail the benefit of logic power and performance using GAA NSFET transistors. Most of the previous work reported till date, investigated the performance parameters of GAA NSFET devices for analog and digital applications and have not performed the circuit level implementation for RF applications. In our earlier work [16, 27], QG-SNS FinFET device has been designed at 30 nm technology node. The performance of the designed device has been evaluated considering various Figure of Merit (FOM) related parameters. The device's analysis revealed low leakage current, better ON current with improved sub-threshold slope. The device is also suitable for working at high frequency analog signals.

In this work, analog performance analysis of the designed QG-SNS FinFET device has been done. Also, it has been compared with the existing literature to highlight the device's propensity in RF circuit designing. Subsequently, the device has been applied in the designing of a common

source (CS) amplifier circuit and has been compared with the same circuit using BSIM-CMG FinFET model, in the absence of any similar work, to the best of our knowledge. In fact, our QG-SNS FinFET device has been found to perform better for this application than the compared device. Better performance parameters of this device make it suitable for applications like IoT, memories, cyber security, and computer networks for future advancements. The paper is structured as follows: Design parameters and structural attributes of the device designed in [16] are given in section 2. The  $I_{\rm D}$ - $V_{\rm GS}$  characteristics and variation of drain current with drain voltage are also given. In section 3, device analog performance is discussed, highlighting important FOM parameters. section 4 outlines the designing procedure for Look up Table (LUT) based Verilog-A model, which will be utilized in the circuit level simulations of the designed device. Simulation results of CS amplifier circuit implemented using the designed device are given in section 5. In this section, performance comparison of QG-SNS FinFET based CS amplifier with BSIM-CMG FinFET based CS amplifier is done. Different parameters affecting the performance of designed amplifier circuit are also highlighted. Conclusion has been elicited in section 6.

# 2. Materials and methods: QG-SNS FinFET device design

In our previous work [16], QG-SNS FinFET device has been calibrated and designed at 30 nm technology node. The designed device has been calibrated with respect to the data available in [28]. Simulations have been conducted on Cogenda TCAD tool [29]. Basic and mobility models along with Drift Diffusion Model (DDM) have been incorporated to carry out the simulations. Band Gap Narrowing Model was also invoked to ensure the simulations accuracy [30]. Recombination of charge carriers was accounted by Shockley-Read-hall (SRH) model [31]. The schematic of designed device is shown in Fig. 1. Table 1 highlights the adopted device design parameters. The device's  $I_{\rm D}$ - $V_{\rm GS}$ characteristics are given in Fig. 2.

In our earlier work [16], parametric analysis of the proposed device has been done with variations in the NSs count, work function, drain and source doping concentrations. The designed device gave better results with 3 stacked NSs at work function of 4.73 eV for drain and source doping of 8E18 and 1E20 atoms per cm<sup>3</sup>. The designed device has shown significant ON current of  $1.0 \times 10^{-5}$  A and extremely low OFF current of  $9.8 \times 10^{-14}$  A. A steep SS of 26.7 mV/decade is manifested. The variations of  $I_D$  with  $V_{DS}$  at different values of  $V_{GS}$  are given in Fig. 3.

# 3. Analog performance of QG-SNS FinFET

The device analysis must be done in terms of various important parameters to observe the device performance for analog circuits. In our previous paper [16], we have done the performance analysis of the device and compared the results with the devices namely FinFET and Stacked NSs designed in [32]. The analog performance of the device depends on the miller capacitances; gate to drain capacitance ( $C_{GD}$ ), gate to source capacitance ( $C_{GS}$ ) and total gate



Figure 1. 3-D view of QG-SNS FinFET device.



Figure 2. *I*<sub>D</sub>-*V*<sub>GS</sub> plot of QG-SNS FinFET device.

<b>Fable 1.</b> Device design parameter	rs.
---	-----

Parameters	Dimension				
Gate length	30 nm				
Source/Drain length	20 nm each				
Equivalent oxide thickness	1 nm (HfO <sub>2</sub> , SiO <sub>2</sub> )				
Gate underlap (LUN)	15 nm				
Fin thickness (FT)	10 nm				
Fin height (FH)	10 nm				
Fin pitch (FP)	5 nm				
Channel doping profile	1.00E+16				
Source/Drain doping profile	1E20/8E18				
Gate work function	4.73, 4.75				
Gate dielectric Constant	25				
Mobility model	Lombardi				
Spacer	SiO <sub>2</sub>				
Supply voltage	1 V				

capacitance ( $C_{GG}$ ) where  $C_{GG} = C_{GD} + C_{GS}$ . These capacitances are extracted during ac simulations of the device. The  $C_{GG}$  values are extracted by ramping the  $V_{GS}$  from 0 to 0.8 V and by applying a source of frequency 1 MHz against the gate terminal and the same is shown in Fig. 4. The  $C_{GD}$ ,  $C_{GS}$  and  $C_{GG}$  of the designed device has been found as  $1.72 \times 10^{-17}$  F,  $4.33 \times 10^{-18}$  F, and  $2.15 \times 10^{-17}$  F respectively at  $V_{GS} = 0.8$  V. The transconductance ( $G_m$ ) that evaluates the change in  $I_D$  with varying  $V_{GS}$  at a certain value of  $V_{DS}$  [33] has been found to be  $3.8 \times 10^{-5}$  Siemens (S). The unity gain frequency ( $F_T$ ) of a device depends on miller capacitances and  $G_m$  [34].  $F_T$  is also known as device's cut off frequency and is expressed as in Equation 1. To attain high  $F_T$ , the  $G_m$  of the device must be high and  $C_{GG}$  must be low.

$$F_{\rm T} = \frac{G_{\rm m}}{2\Pi(C_{\rm GS} + C_{\rm GD})}\tag{1}$$

The maximum  $F_{\rm T}$  for QG-SNS FinFET calculated using the Equation 1 is found out to be 381 GHz at a  $V_{\rm GS}$  value of 0.48 V which is 1.73 and 1.58 times higher than the maximum  $F_{\rm T}$  in [32] for FinFET and Stacked NSs devices respectively. The higher value of  $F_{\rm T}$  means the device can be put through high frequency signal [34] and can exhibit improved performance. The  $F_{\rm T}$  variations with  $V_{\rm GS}$  are shown in Fig. 5.

Some performance related parameters other than those reported in [16] have been analyzed in this paper. These parameters are related to the FOM. Device performance has been analyzed and compared with the results of FinFET and Stacked NSs in [32] at 30 nm technology node. Table 2 highlights the comparison.

#### 3.1 Output conductance

Output conductance ( $G_D$ ) is defined as drain current variations with varying  $V_{DS}$  at a given value of  $V_{GS}$  [35]. Here  $V_{DS}$  is varied from 0 to 1 V and  $V_{GS}$  is kept constant at a value of 1 V. The  $G_D$  has been calculated using the Equation 2 and it came out to be  $1.24 \times 10^{-4}$ S which is 1.85 and 1.83



**Figure 3.**  $I_{\rm D}$ - $V_{\rm DS}$  with varying  $V_{\rm GS}$ .

times less than that of FinFET and Stacked NSs devices [32] respectively. The  $G_D$  variations with  $V_{DS}$  are given in Fig. 6. The control of drain voltage on the channel of the device is restrained as the  $G_D$  value reduces [35]. But at the same time, lower  $G_D$  ensures higher early voltage.

$$G_{\rm D} = \frac{\partial I_{\rm D}}{\partial V_{\rm DS}} \tag{2}$$

#### 3.2 Early voltage

Early voltage ( $V_{\text{EA}}$ ) is the ratio of  $I_{\text{D}}$  and  $G_{\text{D}}$  at a constant value of  $V_{\text{GS}}$  for varying  $V_{\text{DS}}$  [35]. It is given by Equation 3. As the device shifts from sub-threshold region to saturation region, the value of  $V_{\text{EA}}$  increases. It has been seen that the higher value of  $V_{\text{EA}}$  is because of the lower value of  $G_{\text{D}}$ . The variations in early voltage with  $V_{\text{DS}}$  are shown in Fig. 6. A peak early voltage of value 12.14 V is seen at  $V_{\text{DS}} = 0.98$  V.

$$V_{\rm EA} = \frac{I_{\rm D}}{G_{\rm D}} \tag{3}$$

### 3.3 Transconductance gain factor

One of the important FOM is Transconductance Gain Factor (TGF), which is used to discover the efficiency of a device. Hence TGF is also called device efficiency and is given as the ratio of  $G_{\rm m}$  and  $I_{\rm D}$  [35] as shown by Equation 4.

$$TGF = \frac{G_{\rm m}}{I_{\rm D}} \tag{4}$$



Figure 4. Total Gate Capacitance curve with varying  $V_{GS}$ .

The high value of TGF signifies superior input drivability. Correspondingly, power dissipation will be less in circuits with capacitive load [36]. The TGF curve with  $V_{GS}$  is given in Fig. 7. The designed QG-SNS FinFET shows maximum efficiency in sub-threshold region. A significant improvement in TGF is seen in the moderate inversion region with comparable amount in strong inversion region. The efficiency of the proposed device is 56 V<sup>-1</sup> at  $I_D$  value of  $10^{-10}$  A which is better than FinFET and Stacked NSs devices with efficiency of 3.5 V<sup>-1</sup> and 10 V<sup>-1</sup> respectively.

# 4. Device to circuit modeling

Many researchers have used LUT dependent Verilog-A model for building FinFET based circuits in SPICE. This approach is valid and has been used for many years for devices whose compact models are still required to be devised. There is no availability of validated compact model for NSs FinFET device to carry out SPICE simulations. Verilog-A model employs capacitance and transfer characteristics of NSs FinFET device. The flow of device to circuit modeling is given in Fig. 8. Three tables namely  $C_{GS}$ .tbl,  $C_{GD}$ .tbl and  $I_DV_G$ .tbl are extracted through device simulations. These extracted tables are called up by Verilog-A code used to conduct the analysis of QG-SNS FinFET based common source amplifier circuit in Symspice tool.

It is evident that the resistances and parasitic capacitance are not incorporated in Fig. 8. So, these can be incorporated within the SPICE netlist during the circuit level simulations [37]. Both transient and DC characteristics of QG-SNS Fin-FET device can be captured accurately by Verilog-A based

Table 2. RF performance parameters.

RF parameters	Lg (nm)	I <sub>ON</sub> /I <sub>OFF</sub> ratio (10 <sup>6</sup> )	C <sub>GS</sub> (F)	C <sub>GD</sub> (F)	C <sub>GG</sub> (F)	<i>G</i> <sub>m</sub> (S)	F <sub>T</sub> (GHz)	TGF (V <sup>-1</sup> )	GD (S)	<b>R</b> O (kΩ)
FinFET [32]	30	1	$1.5 \times 10^{-15}$	$1.2 \times 10^{-15}$	$2.7 \times 10^{-15}$	$3.4 \times 10^{-3}$	220	3.5	$2.2 \times 10^{-4}$	4.5
Stacked NSs [32]	30	10	$1.9 \times 10^{-15}$	$1.4 \times 10^{-15}$	$3.4 \times 10^{-15}$	$5.0 \times 10^{-3}$	240	10	$2.3 \times 10^{-4}$	4.3
QG-SNS FinFET	30	87.3	$4.33 \times 10^{-18}$	$1.72 \times 10^{-17}$	$2.15 \times 10^{-17}$	$3.8 \times 10^{-5}$	381	56	$1.27 \times 10^{-4}$	7.8

60

50

40

30

20

10

0

0.0

TGF (V<sup>-1</sup>)

**FGF** 

0.2

ransconductance



Figure 5. Cut off frequency curve.



Figure 6. Variation in output conductance and early voltage with  $V_{\text{DS}}$  at  $V_{\text{GS}} = 1.0$  V.



Figure 8. Flow chart for device to circuit modeling.



0.6

0.4

Gate Voltage, V<sub>GS</sub> (V)

4.0×10<sup>-5</sup> 3.5×10<sup>-5</sup> ⊙

3.0×10-5 U

2.5×10<sup>-5</sup> 20.5×10<sup>-5</sup> 2.5×10<sup>-5</sup> 20.5×10<sup>-5</sup> 1.5×10<sup>-5</sup> 1.0×10<sup>-5</sup> 1.0×10<sup>-5</sup> 5.0×10<sup>-6</sup>

0.0

0.8

model approach. The device characteristics of transient analysis are derived by the source charge ( $Q_{\rm S} = C_{\rm GS}V_{\rm GS}$ ), drain charge ( $Q_{\rm D} = C_{\rm GD}V_{\rm GD}$ ) and potential at terminals ( $V_{\rm GS}$  and  $V_{\rm GD}$ ).

DC analysis uses the LUT variables mentioned in  $I_DV_G$ .tbl file to calculate the device's DC characteristics. The simulations of the optimized and validated QG-SNS FinFET device have been done on Cogenda Visual Fab tool. After that a python script has been accustomed for excerpting  $C_{GS}$ .tbl,  $C_{GD}$ .tbl and  $I_DV_G$ .tbl tables which have been used to design Verilog-A model of the designed device. The values to  $I_D$ ,  $C_{GS}$  and  $C_{GD}$  have been given from the LUTs in .tbl according to the terminal voltages.

# 5. Results and discussion: common source amplifier circuit

This work focuses on the application of the designed device for analog circuit implementation. A resistive load CS amplifier circuit composed of QG-SNS FinFET device is shown in Fig. 9. Transient analysis included a sinusoidal input signal,  $V_{ac}$  of frequency 100 MHz applied at gate terminal with 0.2 V peak to peak amplitude, which is required to be amplified.  $V_{Bias}$  is a DC offset voltage applied at the input signal and is taken as 0.7 V. Resistance, R1 of 100  $\Omega$  is connected in-between the gate terminal and the applied AC signal. Also, resistance, R2 of 15 k $\Omega$  is connected in-between the supply voltage and the drain terminal. R3 and C2 are the load resistance and capacitance of values 1000 k $\Omega$  and 1 fF respectively. The removal of DC components out of the output signal is done using a capacitance (C1) of 1 µF.

The device's gain is expressed as in Equation 5.  $R_{\rm O}$  is the output resistance of the device and is given as reciprocal of  $G_{\rm D}$ .  $G_{\rm m}$  is transconductance. To achieve high amplification in an amplifier, both  $G_{\rm m}$  and  $R_{\rm O}$  values are required to be on the higher side [33]. The voltage transfer characteristics of the CS amplifier circuit are depicted by Fig. 10. It is evident that the steep switching characteristics are basically because of the output resistance ( $R_{\rm O}$ ) and transconductance of the device.



Figure 9. CS amplifier circuit design.



Figure 10. VTC characteristics plot.

$$A_{\rm v} = G_{\rm m} R_{\rm O} \tag{5}$$

To compare the results, CS amplifier has been designed using BSIM-CMG model file of n-type FinFET device at 30 nm technology node [38]. Performance evaluation of QG-SNS FinFET based CS amplifier is done by comparing it with above mentioned FinFET based CS amplifier circuit. Fig. 11 shows the transient analysis results of both QG-SNS FinFET and FinFET based CS amplifier circuits. It is evident from Fig. 11 that an excellent amplification of 1.93 times is attained by CS amplifier circuit with the designed QG-SNS FinFET device. FinFET based CS amplifier circuit gives amplification of 1.2 times. Hence, QG-SNS FinFET device gives better amplification and can be used to design an amplifier which is among the several prime elements of analog circuits.

The gain variations with respect to input signal frequency variations are given in Fig. 12. The results reveal that the CS amplifier designed using QG-SNS FinFET device can operate at a wide frequency range of inputs from 100 kHz to 0.1 GHz with amplification of factor 1.93. At frequencies beyond 0.1 GHz, the gain started degrading.

The analysis is done based on the amplification, leakage



**Figure 11.** Transient analysis at input signal of frequency 100 MHz.

Table 3. Performance evaluation of CS amplifier.

CS amplifier circuit	Load (R3)	Gain	Peak power (µWatt)	Average power (µWatt)	Leakage power
QG-SNS FinFET	1000 kΩ	1.93 times	39.6	33.9	0.14 pWatt
FinFET	1000 kΩ	1.2 times	41.3	38	7.58 µWatt



Figure 12. Variation in gain with frequency of input signal.

power, peak power, and average power dissipation. For better performance, the designed circuit must show higher amplification and lower power dissipation. The average and peak power of the circuit are calculated by applying an ac input signal of 100 MHz frequency at the gate terminal. QG-SNS FinFET based CS amplifier circuit shows average power dissipation of 33.9 µWatt which is less than that of FinFET based circuit. The circuit is switching at very high frequency hence its average power consumption will be more. The peak power of QG-SNS FinFET based circuit is also less. The dc source  $(V_{\text{Bias}})$  is removed to calculate the circuit leakage power in the presence of an ac input signal. The circuit level simulations reveal that the QG-SNS FinFET based CS amplifier circuit dissipates very less leakage power of 0.12 pWatt and it is about  $10^{-6}$  order less when compared to FinFET based counterpart. This is quite apparent from the fact that the OFF current in the designed QG-SNS FinFET device is of order  $10^{-14}$  and very less when compared to what flows in FinFET with similar device dimensions. This shows its dominance over FinFET to design power effective amplifier circuits. Performance comparability of designed CS amplifier circuit using QG-SNS FinFET with FinFET device is shown in Table 3.

The power sustaining behavior of QG-SNS FinFET device is significant for IoT applications which are predominantly battery driven. Although the QG-SNS FinFET based amplifier circuit exhibits good power saving and amplification features, it is sensitive to certain parameters like load resistance (R3) and DC offset voltage. The operating point of amplifier voltage will shift due to change in these parameters. The change in temperature can lead to load resistance fluctuations which may severely affect the amplification factor of the amplifier. Hence to tackle these issues and to ensure better amplification, different strategies must be carefully implemented by the designers at the circuit level.

# 6. Conclusion

A detailed investigation of CS amplifier circuit designed using QG-SNS FinFET device has been carried out. Simulation results reveal that exceptional performance has been exhibited by the QG-SNS FinFET device in the designing of analog application circuits. The device is suitable for designing high performance and low power circuits because the device has steep sub-threshold slope, low OFF current and high ON current. Also, the  $C_{GS}$  and  $C_{GD}$  values are very low. The cutoff frequency of maximum 381 GHz is obtained at V<sub>GS</sub> value of 0.48 V. This shows that high frequency input signals can be subjected to gate terminal. The device efficiency of 56  $V^{-1}$  has been achieved. The applied AC signal of 100 MHz gets amplified up to 1.93 times proving its capability for better amplification at high frequency. Leakage power reduction of order  $10^{-6}$  in comparison to BSIM-CMG FinFET based CS amplifier circuit shows the device ability in designing low power VLSI circuits.

### **Authors Contributions**

All authors have contributed equally to prepare the paper.

#### Availability of Data and Materials

The data that support the findings of this study are available from the corresponding author upon reasonable request.

### **Conflict of Interests**

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

#### **Open Access**

This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the OICC Press publisher. To view a copy of this license, visit https://creativecommons.org/licenses/by/4.0.

# References

- [1] C. Auth, C. Allen, A. Blattner, D. Bergstrom, M. Brazier, et al. A 22nm high performance and low-power cmos technology featuring fullydepleted tri-gate transistors, self-aligned contacts and high density mim capacitors. *Symposium on VLSI Technology (VLSIT)*, pages 131–132, 2012. DOI: https://doi.org/10.1109/VLSIT.2012.6242496.
- [2] Sh. Ruhil, V. Khanna, U. Dutta, and N.K. Shukla. A study of emerging semi-conductor devices for memory applications. *Int. J. Nano Dimens*, 12:186–202, 2021. DOI: https://doi.org/10.22034/ijnd.2021.680122.
- [3] T. Al-Ameri, V.P. Georgiev, F. Adamu-Lema, and A. Asenov. Simulation study of vertically stacked lateral si nanowires transistors for 5-nm CMOS applications. *IEEE Journal of the Electron Devices Society*, **5**:466–472, 2017. DOI: https://doi.org/10.1109/JEDS.2017.2752465.
- [4] O. Badami, E. Caruso, D. Lizzit, P. Osgnach, D. Esseni, P. Palestri, and L. Selmi. An improved surface roughness scattering model for bulk, thin-body, and quantum-well mosfets. *IEEE Transactions on Electron Devices*, 63:2306–2312, 2016. DOI: https://doi.org/10.1109/TED.2016.2554613.
- [5] K.H. Yeo, S.D. Suk, M. Li, Y. Yeoh, K.H. Cho, et al. Gate-All-Around (GAA) Twin Silicon Nanowire MOSFET (TSNWFET) with 15 nm length gate and 4 nm radius nanowires. *International Electron Devices Meeting, San Francisco, CA*, pages 1–4, 2006. DOI: https://doi.org/10.1109/IEDM.2006.346838.
- [6] R. Ritzenthaler, H. Mertens, V. Pena, G. Santoro, A. Chasin, et al. Vertically stacked Gate-All-Around Si nanowire CMOS transistors with reduced vertical nanowires separation, New Work function metal gate solutions, and DC/AC performance optimization. *IEEE International Electron Devices Meeting (IEDM), San Francisco, CA*, pages 21.5.1–21.5.4, 2018. DOI: https://doi.org/10.1109/IEDM.2018.8614528.
- [7] N. Loubet, T. Hook, P. Montanini, C.W. Yeung, S. Kanakasabapathy, et al. Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET. *Symposium on VLSI Technol*ogy, Kyoto, pages T230–T231, 2017. DOI: https://doi.org/10.23919/VLSIT.2017.7998183.
- [8] C.L. Chu, K. Wu, G.L. Luo, B.Y. Chen, S.H. Chen, W.F. Wu, and W.K. Yeh. Stacked ge-nanosheet gaafets

fabricated by ge/si multilayer epitaxy. *IEEE Transactions on Electron Devices*, **39**:1133–1136, 2018. DOI: https://doi.org/10.1109/LED.2018.2850366.

- [9] Y.S. Huang, F.L. Lu, Y.J. Tsou, H.Y. Ye, S.Y. Lin, W.H. Huang, and C.W. Liu. Vertically stacked strained 3-GeSn-Nanosheet pGAAFETs on Si using GeSn/Ge CVD epitaxial growth and the optimum selective channel release process. *IEEE Transactions* on *Electron Devices*, **39**:1274–1277, 2018. DOI: https://doi.org/10.1109/LED.2018. 2852775.
- [10] A. Dasgupta, S.S. Parihar, P. Kushwaha, H. Agarwal, M.Y. Kao, S. Salahuddin, Y.S. Chauhan, and C. Hu. BSIM compact model of quantum confinement in advanced Nanosheet FETs. *IEEE Transactions on Electron Devices*, **67**:730–737, 2020. DOI: https://doi.org/10.1109/TED.2019. 2960269.
- [11] J. Ajayan, D. Nirmal, R. Mathew, D. Kurian, P. Mohankumar, L. Arivazhagan, and D. Ajitha. A critical review of design and fabrication challenges in inp hemts for future terahertz frequency applications. *Materials Science in Semiconductor Processing*, **128**:105753, 2021. DOI: https://doi.org/10.1016/j.mssp.2021.105753.
- [12] A. Oliveira, A. Veloso, C. Claeys, N. Horiguchi, and E. Simoen. Low-frequency noise assessment of vertically stacked Si n-channel Nanosheet FETs with different metal gates. *IEEE Transactions* on Electron Devices, **67**:4802–4807, 2020. DOI: https://doi.org/10.1109/TED.2020. 3024271.
- [13] J. Yoon, J. Jeong, S. Lee, and R. Baek. Systematic DC/AC performance benchmarking of sub-7-nm node FinFETs and nanosheet FETs. *IEEE Journal of the Electron Devices Society*, 6:942–947, 2018. DOI: https://doi.org/10.1109/JEDS.2018.2866026.
- [14] D. Nagy, G. Espiñeira, G. Indalecio, A.J. García-Loureiro, K. Kalna, and N. Seoane. Benchmarking of finfet, nanosheet, and nanowire fet architectures for future technology nodes. *IEEE Access*, 8:53196–53202, 2020. DOI: https://doi.org/10.1109/ACCESS.2020.2980925.
- [15] A.V. De Oliveira, A. Veloso, C. Claeys, N. Horiguchi, and E. Simoen. Low-frequency noise in vertically stacked si n-channel nanosheet fets. *IEEE Electron Device Letters*, 41:317–320, 2020. DOI: https://doi.org/10.1109/LED.2020.2968093.
- [16] S. Ruhil, U. Dutta, V. Khanna, and N.K. Shukla. Design of a 30 nm novel 3-d quad gate stacked nanosheets finfet. *Silicon*, 14:11859–11868, 2022. DOI: https://doi.org/10.1007/s12633-022-01911-4.
- [17] H.Y. Ye and C.W. Liu. On-current enhancement in treefet by combining vertically stacked nanosheets and interbridges. *IEEE Electron Device Letters*, **41**:1292–1295, 2020. DOI: https://doi.org/10.1109/LED.2020.3010240.

- [18] A.D. Gaidhane, G. Pahwa, A. Dasgupta, A. Verma, and Y.S. Chauhan. Compact modeling of surface potential, drain current and terminal charges in negative capacitance nanosheet FET including quasi-ballistic transport. *IEEE Journal of the Electron Devices Society*, 8:1168–1176, 2020. DOI: https://doi.org/10.1109/JEDS.2020.3019927.
- [19] F.I. Sakib, M.A. Hasan, and M. Hossain. Exploration of negative capacitance in gate-all-around Si nanosheet transistors. *IEEE Transactions on Electron Devices*, 67:5236–5242, 2020. DOI: https://doi.org/10.1109/TED. 2020.3025524.
- [20] A. Veloso, T. Huynh-Bao, P. Matagne, D. Jang, G. Eneman, N. Horiguchi, and J. Ryckaert. nanowire & nanosheet FETs for ultra-scaled, high-density logic and memory applications. *Solid State Electron*, **168**:107736, 2020. DOI: https://doi.org/10.1016/j.sse.2019.107736.
- [21] K. Biswas, A. Sarkar, and C.K. Sarkar. Fin shape influence on analog and rf performance of junction less accumulation-mode bulk finfets. *Microsystem Technologies*, 24:2317–2324, 2018. DOI: https://doi.org/10.1007/s00542-018-3729-1.
- [22] P. Kushwaha, A. Dasgupta, M.Y. Kao, H. Agarwal, S. Salahuddin, and C. Hu. Design optimization techniques in nanosheet transistor for RF applications. *IEEE Transactions on Electron Devices*, **67**:4515–4520, 2020. DOI: https://doi.org/10.1109/TED.2020.3019022.
- [23] N. Vadthiya, P. Narware, V. Bheemudu, and S. Bhukya. Investigation of short channel effects (SCEs) and analog/RF figure of merits (FOMs) of dual-material bottom-spacer ground-plane (DMB-SGP) FinFET. *Silicon*, 12:2283–2291, 2020. DOI: https://doi.org/10.1007/s12633-019-00322-2.
- [24] S. Tayal, J. Ajayan, L.M.I.L. Joseph, J. Tarunkumar, D. Nirmal, B. Jena, and A. Nandi. A comprehensive investigation of vertically stacked silicon nanosheet field effect transistors: An analog/rf perspective. *Silicon*, 14:3543–3550, 2022. DOI: https://doi.org/10.1007/s12633-021-01128-x.
- [25] A. Mishra, K.K. Jha, and M. Pattanaik. Parameter variation aware hybrid TFET-CMOS based power gating technique with a temperature variation tolerant sleep mode. *Microelectron. J*, 45:1515–1521, 2014. DOI: https://doi.org/10.1016/j.mejo.2014.08.005.
- [26] A. Kumar, M. Pattanaik, P. Srivastava, and K.K. Jha. Reduction of drain induced barrier lowering in DM-HD-NA GAAFET for RF applications. *IET Circ Device Syst*, 14:270–275, 2020. DOI: https://doi.org/10.1049/iet-cds.2019.0306.
- [27] S. Ruhil, V. Khanna, U. Dutta, and N.K. Shukla. A 7T high stable and low power SRAM cell design using

QG-SNS FinFET. *AEU - International Journal of Electronics and Communications*, **168**:154704, 2023. DOI: https://doi.org/10.1016/j.aeue.2023.154704.

- [28] Z. Zhang, X. Jiang, R. Wang, S. Guo, Y. Wang, and R. Huang. Extraction of process variation parameters in finfet technology based on compact modeling and characterization. *IEEE Trans. Electron Devices*, **65**:847–854, 2018. DOI: https://doi.org/10.1109/TED.2018.2790083.
- [29] Genius and 3-D Device Simulator. Version 1.9.3-18, reference manual. *Cogenda Pvt. Ltd., Singapore*, 2019. URL https://www.cogenda.com/article/downloads.
- [30] V. Palankovski, G. Kaiblinger-Grujin, H. Kosina, and S. Selberherr. A dopant-dependent band gap narrowing model application for bipolar device simulation. In K. De Meyer and S. Biesemans, editors, *Simulation* of Semiconductor Processes and Devices. Springer, Vienna, 1998. DOI: https://doi.org/10.1007/978-3-7091-6827-1\_29.
- [31] B.S. Vakkalakula and N. Vadthiya. Design and temperature assessment of junctionless nanosheet fet for nanoscale applications. *Silicon*, 14:3823–3834, 2021. DOI: https://doi.org/10.1007/s12633-021-01145-w.
- [32] H.C. Lin, T. Chou, C.C. Chung, C.J. Tsen, B.W. Huang, and C.W. Liu. Rf performance of stacked si nanosheet nfets. *IEEE Transactions* on Electron Devices, 68:5277–5283, 2022. DOI: https://doi.org/10.1109/TED.2021.3106287.
- [33] U. Dutta, M.K. Soni, and M. Pattanaik. Simulation study of hetero dielectric tri material gate tunnel fet based common source amplifier circuit. *International Journal of Electronics and Communications*, 9:2263–2270, 2018. DOI: https://doi.org/10.1016/j.aeue.2018.12.004.
- [34] M. Prasad and U.B. Mahadevaswamy. Density gradient study on junctionless stack nano-sheet with stack gate oxide for low power application. *IETE Journal of Research*, 69:1429–1436, 2021. DOI: https://doi.org/10.1080/03772063.2020.1869594.
- [35] S. Jaiswal and S.K. Gupta. Digital performance analysis of double gate MOSFET by incorporating core insulator architecture. *Silicon*, 14:10977–10987, 2022. DOI: https://doi.org/10.1007/s12633-022-01811-7.
- [36] A. Sarkar, A. Kumar das, S. De, and C.K. Sarkar. Effect of gate engineering in doublegate MOSFETs for analog/RF applications. *Microelectronics Journal*, 43:873–882, 2012. DOI: https://doi.org/10.1016/j.mejo.2012.06.002.
- [37] URL https://nanohub.org/resources/19195. Accessed 02/03/2022.
- [38] URL http://bsim.berkeley.edu/models/bsimcmg/. Accessed 15/03/2022.