

Numerical analysis of diameter dependency of control coefficient of carbon nanotube field effect transistor

Shaekul Ameen^{1,*} , Sayed Farhan² , Farhun Monsur² ,
Faysal Nayan² 

¹Department of Electrical Electronic & Communication Engineering, Military Institute of Science & Technology, Dhaka, Bangladesh.

²Department of Electrical & Electronic Engineering, Ahsanullah University of Science and Technology, Dhaka, Bangladesh.

*Corresponding author: shaek159@gmail.com

Original Research

Abstract:

Received:
23 March 2024
Revised:
10 April 2024
Accepted:
25 April 2024
Published online:
3 June 2024

© The Author(s) 2024

This study examines the behavior of carbon nanotube field effect transistors under ballistic conditions by analyzing the effect of gate (α_G) and drain (α_D) control coefficient modifications on the device's diameter. The effect of α_G and α_D on the outcome of carbon nanotube field effect transistors (CNTFETs) has been thoroughly investigated, and the performance of the device has been evaluated using a variety of parameters for different diameters. In this CNTFET design, the lowest sub-threshold swing recorded is 60.7 mV/decade when using a lower CNT diameter which is 1 nm. The smaller value of sub-threshold swing is contributed by the highest value of gate control coefficient i.e. 0.98, which is desirable for a better ratio between the on- and off-currents and faster-switching device. Again, the maximum quantum capacitance obtained was 1.97×10^{-10} F/cm², utilizing a smaller CNT diameter of 1 nm. The maximum value of quantum capacitance is supplied by the value of the gate control coefficient, which is 0.83. Also, the highest transconductance measured, with a greater CNT diameter of 5 nm, is 14.50 μ S. With a gate control coefficient of 0.98, the quantum capacitance reaches its maximum value. Overall, the sub-threshold swing decreases as the gate control coefficient increases, while it increases as the drain control coefficient increases. Again, as the gate control coefficient increases, the value of quantum capacitance decreases with a smaller diameter, whereas the quantum capacitance of the device does not fluctuate significantly with a larger diameter. When the diameter changes, the drain control coefficient undergoes an analogous transformation. Furthermore, an increase in the gate control coefficient causes the transconductance to increase. However, when the drain control coefficient is increased along with a change in diameter, the transconductance value remains almost unchanged. Thus, the ideal values for both control coefficients can be determined in this manner to ensure optimal performance.

Keywords: Gate control coefficients; Drain control coefficients; Ballistic; Sub-threshold swing; Transconductance; Quantum capacitance

1. Introduction

The problems that arise when silicon-based devices become smaller and smaller are becoming insurmountable. As a result, scientists are looking at potential replacements for silicon technology that will allow for further scalability of transistors. The promise of carbon nanotubes (CNTs), a material discovered in 1991, to solve scaling problems has

attracted a lot of interest [1]. The CNT field-effect transistor (CNTFET) was developed due to studies of CNTs' optical and quasi-ideal electrical characteristics, and it has a much lower leakage current than traditional MOSFETs [2, 3]. This is especially helpful for CMOS technology, which operates with a low supply voltage and minimal switching energy and needs an appropriate on-state-to-off-state

current ratio. CNTs’ modest size and inherent behavior provide a significant benefit (Fig. 1). In addition, leakage current limits how small MOSFET devices may go; hence, their scaling is limited to no less than 10 nm. Compared to MOSFETs, CNTFETs perform better in terms of channel density, on-current state, and oxide-to-channel interface difficulties [4, 5]. Carbon nanotube (CNT) transistors have a ballistic character when their channel length is less than the carrier mean free path (MFP) but longer than the Coulomb blockade length. Nanotubes display a variety of exceptional electrical and mechanical properties because of the unusual resilience of the C-C bond, the tiny atomic diameter of each carbon atom, and the abundance of free k-electrons within their graphitic configuration [6]. These factors contribute to the nanotubes’ overall structure. Since drain voltage drops with decreasing CNT diameter, the output current decreases [7]. The control coefficients of the drain (α_G) and the gate (α_G) serve a purpose in the modeling of CNTFETs that mimic MOSFETs (Fig. 2). This is due to the fact that the impacts of both the control coefficient and the diameter change are being investigated. The purpose of this investigation is to determine how carbon nanotube field-effect transistors’ control coefficients change different parameters with changing diameters. This work also examines the sub-threshold (SS) and transconductance (gm) for varying diameters, as well as the impacts of gate control coefficients and drain control coefficients on quantum capacitance (C_Q).

2. CNTFET’S simulation modelling

The functioning of MOSFETs in the ballistic domain has been investigated using both fundamental analytical models [8–11] and in-depth computational simulations [11–13]. This work takes into consideration the numerical simulation technique to calculate the mobile charge, the non-equilibrium charge density, and the overall charge formed on the nanotube channel [8, 14, 15]. This investigation aims to assess the efficacy of CNTFET. Within the scope of this inquiry, a capacitance model is used to consider the electrostatics of a CNTFET. In this investigation, we make use of MATLAB to model and simulate the transistor’s ballistic transport.




Figure 1. Proposed CNTFET model.




Figure 2. Proposed 2D capacitor model of CNTFET.

The determination of current and voltage characteristics begins once the mobile charge and non-equilibrium charge density have been estimated. The next step is to calculate the current-voltage characteristics. The drain-to-source current at any drain and gate voltage is determined by the first sub-band charge variation resulting from nanotube diameter variations. Both can be found in the model’s coefficients. In this work, sub-threshold (SS), transconductance (g_m), and quantum capacitance (C_Q) are examined about gate control coefficients and drain control coefficients [15–17]. The equation of drain to source current

$$I_{DS} = \frac{2qkT}{\pi\hbar} \left[\log \left(1 + e^{\left(\frac{U_{SF}}{kT} \right)} \right) - \log \left(1 + e^{\left(\frac{U_{DF}}{kT} \right)} \right) \right] \tag{1}$$

where,

$$U_{SF} = E_{f1} - U_{scf} \ \& \ U_{DF} = E_{f2} - U_{scf} \tag{2}$$

Assume the reference Fermi level,

$$E_{F1} = E_F, \ E_{F2} = E_F - qV_{DS} \tag{3}$$

The summation of Laplace potential (U_L) at the barrier top evaluates self-consistent potential due to three terminal bias voltages and mobile charge depended potential (U_P).

$$U_{scf} = U_L + U_P \tag{4}$$

$$U_L = -q(\alpha_G V_G + \alpha_D V_D + \alpha_S V_S) \tag{5}$$

where, α_G , α_D and α_S represent the gate, drain, and source control coefficients respectively.

$$\alpha_G = \frac{C_G}{C_{Sum}} \ \alpha_D = \frac{C_D}{C_{Sum}} \ \alpha_S = \frac{C_S}{C_{Sum}} \tag{6}$$

$$U_P = \frac{q^2}{c_{sum}} (N_S + N_D - N_0) \tag{7}$$

Here, charge density added by applied voltages,

$$\Delta N = (N_S + N_D - N_0) \tag{8}$$

$$C_{Sum} = C_G + C_D + C_S \tag{9}$$

where C_G , C_D and C_S are the electrostatic capacitances related to the gate, drain, and source respectively.

The ratio of the individual terminal capacitance to the sum of the terminal capacitances can be used to compute the control coefficient.

3. Result and discussion

The simulation process assumes that the zigzag nanotubes have a chirality of (13, 0), a bandgap of 0.83 eV, and the source Fermi level in the simulation is -0.32 eV. These values may be found in the table below. By modifying the control coefficients, the effect of several factors on the efficacy of CNTFETs was investigated, with the diameter being one of the variables altered.

A high-k dielectric material was selected to be used as gate oxide for the simulation technique that was carried out. The value of the dielectric constant for hafnium oxide (HfO_2) was simulated to be 25, as seen in [16, 18]. Here, the effectiveness of the device was imitated by subjecting it to a 5 nm diameter, which is significantly larger than the typical 1 nm diameter. It is also investigated what happens to the performance of the transistor if the gate control coefficient is changed from 0.83 to 0.98 and the drain control coefficient is changed from 0.05 to 0.30.

3.1 Dependence of sub-threshold swing on the control coefficients

Subthreshold swing is a semiconductor device figure of merit. This merit figure describes the various causes of device deterioration. The subthreshold swing is the gate voltage required to shift the drain current by one order of magnitude [19].

CMOS chips consume a lot of power in sleep mode due to subthreshold leakage. MOSFETs thermally emit carriers across a channel barrier; hence, the SS limit is $\ln(10) \times K_B T/q$ (60 mV/dec at 300 K). CNTFETs also need this factor. Sub-threshold swing is denoted by [20], Figure 3 depicts the relationship between gate control coefficient (α_G) and sub-threshold swing (SS) diameter variation for nanotubes with thickness and temperature of 1 nm and 300 k, respectively.

$$SS = \frac{dV_g}{d(\log I_{DS})} = \ln(10) \frac{KT}{q} \left(1 + \frac{c_d}{c_{ox}}\right) \quad (10)$$




Figure 3. Gate control coefficient (α_G) vs sub-threshold swing.

The oxide layer is composed of hafnium gate oxide. As the graph shows, the sub-threshold swing value decreases as the gate control coefficient increases. For a 1 nm diameter, the SS value for the control coefficient of the gate (α_G) = 0.83 is approximately 71.8 mV/decade. The sub-threshold value does not vary with the diameter. As the value of the gate control coefficient increases, the sub-threshold swing value decreases; at $\alpha_G = 0.98$, the sub-threshold swing value diminishes to approximately 60.7 mV/decade. Similarly, the sub-threshold swing values for 3 nm and 5 nm diameters remain the same. For optimum CNTFET efficacy, the sub-threshold swing value should be as small as possible. To achieve a higher level of efficacy, it is preferable to employ CNTFET at a smaller diameter. Figure 4 illustrates the drain control coefficient (α_D) versus sub-threshold swing (SS) diameter variation for nanotubes with a thickness of 1 nm and a temperature of 300 k. The oxide layer is composed of hafnium gate oxide. As seen in the graph, as the drain control coefficient (α_D) increases, so does the sub-threshold swing value. Therefore, the larger the diameter, the smaller the SS. The SS value of the drain control coefficient (α_D) = 0.05 is approximately 67.75 mV/decade for a 1 nm diameter. At $\alpha_D = 0.30$, the SS value is approximately 74.4 mV/decade. Similarly, the sub-threshold variation corresponding to the drain control coefficient (α_D) = 0.05 for a 5 nm diameter is approximately 67.75 mV/decade. When the magnitude of the outflow control coefficient increases, the sub-threshold swing continues to rise. At $\alpha_D = 0.30$, the sub-threshold swing value increases to approximately 72.8 mV/decade.

3.2 Dependence of quantum capacitance on the control coefficients

Quantum capacitance is a term that refers to the qualities of the material that is used for the channel. When there is a surge in the total amount of charge that is held within the quantum well, the Fermi level is needed to rise higher than the conduction band's edge.




Figure 4. Drain control coefficient (α_D) vs sub-threshold swing.

This is due to the density of states in a semiconductor quantum well being restricted, thus when there is a rise in the total amount of charge that is held within the quantum well. This energy is lost due to the mobility of the Fermi level, which has a direct influence on the idea of quantum capacitance [21]. The equation that states the quantum capacitance is [22]

$$C_Q = \frac{\frac{d(Q)}{dV_G}}{1 - \frac{1}{c_G} \frac{d(Q)}{dV_G}} \quad (11)$$

Figure 5 demonstrates the connection between gate control coefficient (α_G) and quantum capacitance (C_Q) diameter variation for 1 nm thickness and 300 k temperature nanotubes. Hafnium gate oxide makes up the oxide layer. The quantum capacitance value falls as the gate control coefficient rises, as seen in the graph. Furthermore, when the diameter increases, the value of quantum capacitance decreases. The quantum capacitance value for $\alpha_G = 0.83$ for a 1 nm diameter is about 1.97×10^{-10} F/cm². The quantum capacitance value collapses as the gate control coefficient value rises; when $\alpha_G = 0.98$, the quantum capacitance value is roughly 1.85×10^{-10} F/cm². The quantum capacitance values for 3 nm and 5 nm diameters also fluctuate with α_G . According to the mentioned before Equation (2), the diameter is inversely proportional to the quantum capacitance of CNTFET [22]. Consequently, as the diameter increases, the quantum capacitance decreases.

Figure 6 illustrates the relationship between the drain control coefficient, denoted by α_D , and the quantum capacitance diameter variation, denoted by C_Q , for nanotubes with a thickness of 1 nm and a temperature of 300 k. As can be seen in the graph, the value of C_Q decreases as the drain control coefficient increases from 0.05 to 0.30. In addition to this, a drop in the value of the quantum capacitance may be seen as the diameter grows. 1.91×10^{-10} F/cm² is approximately the value for the quantum capacitance when the drain control coefficient is set to 0.05 and the diameter is 1 nm. The value of the quantum capacitance decreases




Figure 5. Gate control coefficient (α_G) vs quantum capacitance.

as the value of the drain control coefficient increases; when $\alpha_D = 0.30$, the value of the quantum capacitance is around 1.76×10^{-10} F/cm². Furthermore, the value of the quantum capacitance at a diameter of 5 nm is 1.62×10^{-10} F/cm² when $\alpha_D = 0.05$, and it is about 1.61×10^{-10} F/cm² when $\alpha_D = 0.30$. This indicates that as the diameter increases, the change in α_D does not have as much of an effect on the performance of the CNTFET.

3.3 Dependence of transconductance on the control coefficients

Figure 7 exhibits the diameter-dependent variability of the gate control coefficient (α_G) about the transconductance (g_m). As the diameter of CNTFET changes, the transconductance fluctuates visibly. The conductance of CNTFETs increases linearly with α_G . This causes a large ON-state current and a steady leakage current. Figure 7 depicts slight fluctuations in transconductance value because of the α_G for varied diameters. The transconductance value is derived from the gradient of maximal gate bias voltage and drain bias voltage, as well as the current value. With a diameter of 1 nm and a gate control coefficient of $\alpha_G = 0.83$, the value of transconductance is approximately 11.30 μ S; however, this value increases to 13.10 μ S with a gate control coefficient of $\alpha_G = 0.98$. Again, at a 5 nm diameter, the value of transconductance is approximately 12.50 μ S for a gate control coefficient of $\alpha_G = 0.83$, and the value increases to approximately 14.50 μ S for a gate control coefficient of $\alpha_G = 0.98$. Therefore, it can be inferred that there are substantial transconductance impacts in the CNTFET as the diameter increases.

Figure 8 shows the impact of various diameter ranges on the connection between the drain control coefficient (α_D) and the transconductance (g_m). With rising levels of α_D , CNTFETs maintain a nearly constant conductance linearly. However, the transconductance value increases with the increasing diameter. Transconductance is about 12.05 μ S for a drain control coefficient (α_D) of 0.05 and increases




Figure 6. Drain control coefficient (α_D) vs quantum capacitance.




Figure 7. Gate control coefficient (α_G) vs transconductance.

to approximately 12.10 uS with a drain control coefficient (α_D) of 0.30, for a 1 nm diameter. Again, for drain control coefficients of 0.05 and 0.30, the transconductance is around 13.20 uS and almost about the same, respectively. It implies that the transconductance of a CNTFET stays practically constant as the magnitude of the drain control coefficient rises, even as the diameter expands.

In the following research work, we obtained various conclusions from the performance analysis of CNTFET concerning diameter with the variation of gate and drain control coefficients. In comparison to previous research, with the increase in diameter, the value of sub-threshold swing almost remains constant [23]. From the simulation performed in this research work, it can be stated that with the change of diameter, the sub-threshold swing almost remains the same for the gate control coefficient. As a result, the current ratio (I_{ON}/I_{OFF}) remains almost constant. However, the value for sub-threshold swing slightly increases with the increase of drain control coefficient which follows the pattern of the article [24] simulated in SILVACO ATLAS software. In the case of quantum capacitance, a comparison is made with the article [25] where it can be observed that, with the increment of diameter the value for quantum capacitance decreases. In this research, the result findings for quantum capacitance obey the exact pattern respective to both the control coefficients. Again, for transconductance simulation result from the article [26] shows with the increase of diameter values the transconductance also increases. As per this research, the exact output is obtained i.e., with the increase of diameter, the transconductance of CNTFET also increases for both control coefficients.

4. Conclusion

This study presents the results of a comprehensive investigation into the sub-threshold swing, quantum capacitance, and transconductance of a ballistic CNTFET across various levels of diameter. In this article, the outcomes of the research are presented. In the following investigation, the outflow control coefficient and the gate control coefficient were determined. Sub-threshold swing




Figure 8. Drain control coefficient (α_D) vs transconductance.

reduces with the alteration in α_G but increases with the change in α_D when the diameter changes. Again, as the gate control coefficient (α_G) increases, the value of quantum capacitance decreases with a smaller diameter, but with a larger diameter, the quantum capacitance of the device does not vary significantly. About the drain control coefficient (α_D), the same phenomenon occurs as the diameter varies. The transconductance varies relative to the gate control coefficient (α_G) with the variation of diameter, which indicates that the conductance of the CNTFET increases with the variation of α_G . However, when the drain control coefficient (α_D) is increased alongside an alteration in diameter, the transconductance value stays almost unchanged.

Authors Contributions

All the authors have participated sufficiently in the intellectual content, conception and design of this work or the analysis and interpretation of the data (when applicable), as well as the writing of the manuscript.

Availability of data and materials

Data presented in the manuscript are available via request.

Conflict of Interests

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

Open Access

This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as

you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the OICC Press publisher. To view a copy of this license, visit <https://creativecommons.org/licenses/by/4.0>.

References

- [1] P. Avouris and J. Chen. “**Nanotube electronics and optoelectronics**”. *Materials Today*, 9(10):pp. 46–54, 2006. DOI: [https://doi.org/10.1016/s1369-7021\(06\)71653-4](https://doi.org/10.1016/s1369-7021(06)71653-4).
- [2] S. J. Wind, J. Appenzeller, and P. Avouris. “**Lateral scaling in carbon-nanotube field-effect transistors**”. *Phys Rev Lett*, 91(5), 2003. DOI: <https://doi.org/10.1103/PhysRevLett.91.058301>.
- [3] J. Y. Park, S. Rosenblatt, Y. Yaish, V. Sazonova, H. Üstünel, S. Braig, et al. “**Electron-phonon scattering in metallic single-walled carbon nanotubes**”. *Nano Lett*, 4(3):pp. 517–520, 2004. DOI: <https://doi.org/10.1021/nl035258c>.
- [4] P. L. Mceuen M. S. Fuhrer and H. Park. “**Single-walled carbon nanotube electronics**”. *IEEE Transactions on Nanotechnology*, 1(1):pp. 78–85, 2002. DOI: <https://doi.org/10.1109/TNANO.2002.1005429>.
- [5] K. Natori, Y. Kimura, and T. Shimizu. “**Characteristics of a carbon nanotube field-effect transistor analyzed as a ballistic nanowire field-effect transistor**”. *J Appl Phys*, 97(3), 2005. DOI: <https://doi.org/10.1063/1.1840096>.
- [6] D. Rechem and S. Latreche. “**Nanotube diameter effect on the CNTFET performances**”. *5th International Conference: Sciences of Electronic, Technologies of Information and Telecommunications, TUNISIA: IEEE, , 2009*.
- [7] I. Khan, O. Morshed, and S. M. Mominuzzaman. “**Diameter optimization for highest degree of ballisticity of carbon nanotube field effect transistors**”. *Micro & Nano Lett*, 14(6):pp. 590–594, 2019.
- [8] A. Rahman, J. Guo, S. Datta, and M. S. Lundstrom. “**Theory of ballistic nanotransistors**”. *IEEE Trans Electron Devices*, 50(9):pp. 1853–1864, 2003. DOI: <https://doi.org/10.1109/TED.2003.815366>.
- [9] F. Assad, Z. Ren, D. Vasileska, S. Datta, and M. Lundstrom. “**On the performance limits for Si MOSFET’s: a theoretical study**”. *IEEE Trans Electron Devices*, 47(1):pp. 232–240, 2000. DOI: <https://doi.org/10.1109/16.817590>.
- [10] K. Natori. “**Ballistic metal-oxide-semiconductor field effect transistor**”. *J Appl Phys*, 76(8):pp. 4879–4890, 1994. DOI: <https://doi.org/10.1063/1.357263>.
- [11] T. Sakamoto, H. Kawaura, T. Baba, and T. Iizuka. “**Characteristic length of hot-electron transport in silicon metal-oxide-semiconductor field-effect transistors**”. *Appl Phys Lett*, 76(18):pp. 2618–2620, 2000. DOI: <https://doi.org/10.1063/1.126427>.
- [12] Y. Naveh and K. K. Likharev. “**Modeling of 10-nm-scale ballistic MOSFET’s**”. *IEEE Electron Device Letters*, 21(5):pp. 242–244, 2000. DOI: <https://doi.org/10.1109/55.841309>.
- [13] Z. Ren, R. Venugopal, S. Datta, M. Lundstrom, D. Jovanovic, and J. Fossum. “**The ballistic nanotransistor: a simulation study**”. *IEEE International Electron Devices Meeting. Technical Digest. IEDM*, pages pp. 715–718, 2000. DOI: <https://doi.org/10.1109/IEDM.2000.904418>.
- [14] D. Akinwande, J. Liang, S. Chong, Y. Nishi, and H. S. P. Wong. “**Analytical ballistic theory of carbon nanotube transistors: experimental validation, device physics, parameter extraction, and performance projection**”. *J Appl Phys*, 104(12):pp. 124514–7, 2008. DOI: <https://doi.org/10.1063/1.3050345>.
- [15] T. J. Kazmierski, D. Zhou, and B. M. Al-Hashimi. “**Efficient circuit-level modelling of ballistic CNT using piecewise non linear approximation of mobile charge density**”. *IEEE Design, Automation and Test in Europe, Germany*, page pp. 146–151, 2008. URL [10.1109/DATE.2008.4484677](https://doi.org/10.1109/DATE.2008.4484677).
- [16] T. J. Kazmierski, D. Zhou, B. M. Al-Hashimi, and P. Ashburn. “**Numerically efficient modeling of CNT transistors with ballistic and non-ballistic effects for circuit simulation**”. *IEEE Trans Nanotechnology*, 9(1):pp. 99–107, 2010. DOI: <https://doi.org/10.1109/TNANO.2009.2017019>.
- [17] J. Guo, M. Lundstrom, and S. Datta. “**Performance projections for ballistic carbon nanotube field-effect transistors**”. *Appl Phys Lett*, 80(17):pp. 3192–3194, 2002. DOI: <https://doi.org/10.1063/1.1474604>.
- [18] M. F. Nayan, S. Tahsin, and N.-R. Chowdhury. “**Performance analysis of nanoscale carbon nanotube field effect transistor considering the impacts of temperature and gate dielectrics**”. *5th International Conference on Advances in Electrical Engineering (ICAEE), Bangladesh: IEEE, :pp. 60–65, 2019*. DOI: <https://doi.org/10.1109/ICAEE48663.2019.8975565>.

- [19] K. Aicha, R. Djamil, A. Chrifa, and Z. Mourad. “**On the DIBL reduction effect of short channel carbon nanotube field effect transistors.**”. *International Journal of Electrical and Computer Engineering*, 6(4):pp. 1514–1521, 2016. DOI: <https://doi.org/10.11591/ijece.v6i4.8434>.
- [20] C. Zhao, D. Zhong, C. Qiu, J. Han, Z. Zhang, and L. M. Peng. “**Improving subthreshold swing to thermionic emission limit in carbon nanotube network film-based field-effect.**”. *Appl Phys Lett*, 112(5):pp. 053102–5, 2018. DOI: <https://doi.org/10.1063/1.5017195>.
- [21] S. Luryi. “**Quantum capacitance devices.**”. *Appl Phys Lett*, 52(6):pp. 501–503, 1988. DOI: <https://doi.org/10.1063/1.99649>.
- [22] A. Deyasi and A. Sarkar. “**Analytical computation of electrical parameters in GAAQWT and CNTFET with identical configuration using NEGF method.**”. *International Journal of Electronics*, 105(12):pp. 2144–2159, 2018. DOI: <https://doi.org/10.1080/00207217.2018.1494339>.
- [23] D. Rechem and S. Latreche. “**Nanotube diameter effect on the CNTFET performances.**”. *5th International Conference: Sciences of Electronic, Technologies of Information and Telecommunications, TUNISIA : IEEE*, 2009.
- [24] M. F. Abdul Hadi, H. Hussin, M. Muhamad, and N. E. Alias. “**Analysis on the performance of CNTFET devices based on the impact of CNT diameter variation.**”. *International Conference on Electrical and Computing Technologies and Applications, ICECTA, Institute of Electrical and Electronics Engineers Inc.*, page pp. 148–151, 2022. DOI: <https://doi.org/10.1109/ICECTA57148.2022.9990297>.
- [25] A. K. Singh. “**An analytical analysis of quantum capacitance in nano-scale single-wall carbon nanotube field effect transistor (CNTFET).**”. *International Journal of Nanoelectronics and Materials*, 11(3):pp. 249–262, 2018.
- [26] A. M. Hashim, H. H. Ping, and C. Y. Pin. “**Characterization of MOSFET-like carbon nanotube field effect transistor.**”. *AIP Conference Proceedings*, pages pp. 11–18, 2010. DOI: <https://doi.org/10.1063/1.3377796>.